'Language/verilog HDL'에 해당되는 글 6건

  1. 2016.11.27 blocking과 nonblocking 연산자 의미
  2. 2016.11.23 Assignment
  3. 2016.11.23 Gate delay, net delay
  4. 2016.11.22 Gate-level, Dataflow, Behavoral modeling
  5. 2016.11.22 Behavioral, RTL, Gate level
  6. 2016.11.16 Little endian, Big endian